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Abstract—In this paper, we design a PXI-based, multi-channel
ultra-fast data acquisition system (DAS) mainly applying to
recording transient pulsed signals in nuclear and particle physics
experiments. The system consists of one NI PXIe-1085 chassis,
containing a controller card and 16 data acquisition (DAQ) cards
at most. Each single DAQ card has a sampling rate of 1-Gsps
and vertical resolution of 12-bit with PXI interface and SFP
connector for data transmission. All these cards in the chassis can
be synchronized easily using PXI timing and triggering resources.
Besides, a simple software of the DAS is developed to display the
pulsed signals captured and communicate with the host PC for
remote controlling and data upload. After careful calibration,
preliminary tests show that each DAQ channel achieves an
analog bandwidth of higher than 200MHz and an ENOB of
more than 9 bits at 1-Gsps sampling rate. Due to such high
speed and resolution, the system may facilitate improvements in
extracting maximum information from transient pulsed signals.
Besides, with great scalability and high-speed data transmission,
the system can be used for many modern big physics experiments.
Index Terms—Data Acquisition System, Multi-channel, Ultra-
fast, Transient, PXI, SFP.
I. INTRODUCTION
The topic of ultra-fast, high-resolution data acquisition
remains one of the most active areas of measurement systems
for modern physics experiments and scientific researches.
Typical applications are recording of transient pulsed signals
in radiation physics and various Cherenkov telescope array
projects [1]. The rising edges of these signals can be extremely
fast within a range of ten to several nano-seconds, requiring
ultra-fast sampling rate basically at least 1-Gsps to digitize
and record them. Distortions, resulting from long distance
transmission over coaxial cables and severe electro-magnetic
interference (EMI) [2], have been an issue of great concern to
improve the accuracy of certain parameters analyzed from col-
lected data. Besides, new challenges to gain more scalability
have arisen as channel density significantly increases.
Previous designs of DAS have primarily concentrated on
repeatable or non-transient signals for which the interested
parameters mainly are event counts, energy and arrival time.
Traditional DAS has been dominantly implemented with high-
speed commercial ADCs typically with a resolution of 8-bit
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[3] or less at the price of cost and power consumption. Recent
developments in switched capacitor arrays (SCA) ASIC chips,
achieving sampling rates far beyond 1-Gsps at a reasonable
cost, have gained more popularity for low event rate cases [4].
On the other hand, applications which focus on the recording
of an accurate signal waveform such as in the measurement of
transient pulsed signals, demand more accuracy than systems
mentioned above. Besides, price, power consumption and
channel density are becoming increasingly concerned issues
due to huge scale. DAS implemented with 10-bit or 12-
bit high-speed ADC and top-level FPGA, can achieve much
more accuracy, at the price of cost, power consumption, and
scalability.
In this work, we combined a 12-bit ADC with a Xilinx
FPGA to design a single DAQ card to realize ultra-fast
data acquisition with improved resolution. Subsequently, we
formulated the system to improve its scalability based on
PXI platform with data storage in local disk via PXI Bus or
transmitted to remote server via SFP connector.
II. DESIGN OF A SINGLE DAQ CARD
Considering essential requirements of recording a transient
pulsed signal, the single DAQ card in this work has the
following specifications:
1) Size: 160×100 mm2, conforming with PXI standard
regulations
2) Number of Input Channels: 2 signal acquisition channels
plus 1 trigger input
3) Input Impedance: 50 Ω for both signal input and trigger
input.
4) Sampling Rate:1-Gsps
5) Resolution:12-bit
6) Record Time: 65µs
7) Communication Interface: PXI and SFP
The hardware block diagram of a single card can be seen as
Fig.1, consisting of signal conditioning (also analog frontend)
module, data acquisition and transmission module, power
module and other peripheral modules.
A. Signal Conditioning Module
1) ’pi’ Attenuator: The amplitudes of transient pulsed
signals can distribute from some hundreds of milli-voltages
to hundreds of voltages, which remains a key problem in
applications of recording these signals.The typical and direct
solution is to employ several orders of input range to cover
such broad ranges. In our design, a simple ’pi’ attenuator
network as shown in Fig.2 functioned as different input range
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2Fig. 1. Block Diagram of a single DAQ card
selection through replacing of different resistors whose values
can be calculated according to equation 3 and 4 deriving from
equation 1 and 2, in which A is defined as attenuation factor.
Fig. 2. Balanced ’pi’ attenuator termination to transmission line with
characteristic impedance Z .
[RB//Z +RA] //RB = Z (1)
[RB//Z +RA]
RB//Z
=A (2)
RA= Z · A
2 − 1
2A
(3)
RB = Z · A+ 1
A− 1 (4)
2) Signal Single-ended-to-Differential Conversion: In re-
cent decade, high-speed sampling ADC chips are predomi-
nantly designed with differential input stage due to the excel-
lent capability of immunity to common mode noises. There-
fore, we selected a fully-differential amplifier, LMH5401,
as the ADC driver to implement single-ended-to-differential
(SE-DE) conversion with the schematic shown in Fig.3. The
LMH5401 device generates very low levels of second- and
third-order distortion when operating in SE-DE mode [5].
According to equations in [6], the accurate value of each
corresponding resistor can be calculated. In addition, a three-
order Butterworth filter was used to act as an anti-alias filter
to eliminate degradation of dynamic performance due to high-
frequency noise and high-order harmonics.
Fig. 3. Schematic for LMH5401 implementing signal single-ended to differ-
ential conversion with Butterworth filter.
3) Baseline Shift Module: This work originally designs for
unipolar transient pulsed signals with possible trailing edge
undershoot or overshoot while our ADC chip is inherently
a bi-polar input range architecture. This leads to a need for
flexible adjustment of baseline. The ideal effect of baseline
shift module embodies the full vertical adjustment through all
input range. To fulfill the task, a high precision DAC whose
output value programmed by FPGA was used accompanied by
a voltage buffer.
B. Data acquisition and transmission module
This module mainly realizes sampling clock generation,
analog-to-digital conversion, data processing and transmission.
This design chosen TIs LMK04821 as the frequency syn-
thesizer chip to generate ultra-low noise differential (LVDS)
31-GHz ADC sampling clock, for which demands ultra-low
RMS jitter to achieve high resolution as can be seen in
equation 5 [7]. The LMK04821 device integrates two high-
performance Loop PLLatinum PLL Architecture with three
low-noise reference oscillators, and consequently generates
a very flexible, ultra-low-noise signal at most 3080 MHz
frequency [8].
SNRtj = 20 lg
[
1
2piftj
]
(5)
Our work selected ADC12D1000, a 12-bit TI high-speed
ADC, to realize the digitization of dual-channel analog signal
at 1-Gsps sampling rate within one single chip. The ADC
device provides a flexible LVDS interface which has mul-
tiple SPI programmable options to facilitate board design
and FPGA/ASIC data capture [9]. For high-speed data trans-
mission, we designed 33MHz/32bit PCI bus communication
based on PXI platform and SFP interface for optic fiber
communication using Aurora protocol.
A photo of our single DAQ card can be seen in Fig.4
Fig. 4. A photo of the single DAQ card
C. Firmware Design with Kintex-7 FPGA
Fig. 5. Basic Procedures of Firmware Design for a single DAQ card
The single DAQ card employed a Kintex-7 FPGA
(xc7k160tffg676) for the critical function of capturing the
high-speed digital data sourced by the ADC as well as
configuring other devices with individual interfaces. Basic
procedures of firmware design including data receiving and
processing can be seen in Fig.5.
Fig. 6. Symbols of ADC interface and data assemble module in firmware
design
Considering ADC data collection and assembly for data
transmission, Fig.6 illustrates the ADC interface schematic
symbol for high-speed data capturing. Instead of dual-port
FIFO, we used integrated Block RAM IP core to instantiate
a module to assemble the captured data. Besides, data trans-
mission via PXI interface for local data storage as well as
SFP connector with optic fibers using Aurora Protocol for
further processing could also be designed in Xilinx Vivado
environment using corresponding IP cores.
Fig. 7. Electrical Resources in a PXI 3U chassis
III. SYSTEM BUILT ON PXI PLATFORM
Each single card in the DAS was designed according to PXI
specifications. We built our system from at all these DAQ cards
with a NI PXIe-1085 chassis. The 18-slot chassis features all-
hybrid backplane to meet requirements of 33MHz/32bit PCI
Bus communication and PXI timing and triggering resources.
Fig.7 presents the essential electrical resources on a PXI
platform [10]. Furthermore, the system can integrate at most
16 DAQ cards in the crate as presented in Fig.8.
To realize synchronization, through PXI trigger bus, of all
these 16 DAQ cards as shown in Fig.9 in the DAS, we con-
figured trigger source and direction in NI MAX control panel.
Besides, we could also realize synchronization through Star
trigger bus in the presence of a dedicated trigger distribution
card located in slot 2.
4Fig. 8. A photo of the PXI-based, Multi-channel Ultra-fast DAS for Transient
Pulsed Signal.
Fig. 9. All these 16 cards displayed in NI Max interface.
After configuring VISA in NI LabVIEW environment to
create the VISA-based driver and developing basic commu-
nication and DMA support, we built our control software for
the DAS as can be seen in Fig.10. With this software, we can
implement controls of baseline adjustment, trigger position set,
and waveform display. Besides, the software can also function
as an interface to the remote server.
IV. PRELIMINARY TESTS AND RESULTS
We configured ’pi’ attenuator network to set the full-scale-
range (FSR) to 800mV, and then implemented several essential
tests. Typical test setups can be seen in Fig.11.
Fig. 11. Test architecture of data acquisition system
A. BandWidth Test
Firstly, we tested the bandwidth of each single DAQ card.
Considering the -3dB bandwidth of Butterworth Filter ap-
proximately 200MHz, typical test results shown in Fig.12
is consistent with this point. Besides, bandwidth for -0.1dB
flatness achieved a value of roughly 130MHz.
Fig. 12. The typical Gain vs f plot of a single channel
B. ENOB Test
According to IEEE-1241 and IEEE-1057 standard, we im-
plemented preliminary tests for ENOB at three frequency
point, typical results can be seen in Tab.I with the last row
(noted with ’*’)listing the test results without an anti-alias
filter from which we can find notable difference here.
TABLE I
TYPICAL ENOB TEST RESULTS AT THREE FREQUENCY POINT
Frequency(MHz) ENOB(bit) ENOB*(bit)
23.723 9.3 9.3
58.541 9.3 9.2
134.337 9.2 9.1
Fig. 13. Typical comparison between our DAQ channel and a 12-bit 1Gsps
oscilloscope channel when recording a typical transient pulsed signal
C. Recording of Transient Pulsed Signal
To test the performance difference on recording transient
pulsed signal between our DAS and a 12-bit, 1-Gsps commer-
cial oscilloscope, we conducted relevant experiments in North-
west Institute of Nuclear Technology (NINT) and the results
are shown in Fig.13. The notable difference demonstrates the
DAS in our design has improved accuracy on recording the
5Fig. 10. Interface of control software for our DAS designed in LabVIEW environment.
transient pulsed signal than a commeasurable oscilloscope in
this experiment.
In addition, we successfully realized baseline adjustment
through software and transmitted the digitized data to remote
server within 1ms through SFP interface at a speed of 4.25-
Gbps.
V. CONCLUSION AND OUTLOOK
Our DAS can integrate 32 channels in one chassis. Due
to great scalability, the system can be used for modern
big physics experiments with improved accuracy. Preliminary
measurements show that each single channel in our DAS can
achieve a -3dB bandwidth of higher than 200MHz and an
ENOB of more than 9-bit at 1-Gsps sampling rate. Each
channel has a memory depth of 65kS, and the trigger position
can be programmable through software interface. The digitized
data can be either transferred through PXI 32bit/33MHz bus
to the disk of local controller or through SFP interface to the
remote receiver within 1ms.
On the other hand, instruments or setups are typically
designed according to test theories and methods based on
periodic signals which are probably not the scenario in the
field of measuring transient pulsed signals. So further relevant
research work should be done in the future.
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